There is a wide ecosystem of commercial-offthe-shelf (COTS) components from many manufacturers that are compatible and interoperable with the standard. The form factor for this standard is physically smaller than 6U VPX, which allows it to fit into space-constrained volumes. Los Alamos National Laboratory (LANL) has developed a low-cost, quick-turn platform of reusable printed circuit boards, software, firmware, and mechanicals such as conduction-cooled frames and enclosures that leverages and interoperates with these standards. LANL has leveraged the commercial MicroTCA.0 and ruggedized MicroTCA.3 standards and extended them for application in space flight environments without compromising the compatibility with low-cost COTS hardware. As a result, LANL engineers can rapidly prototype and develop systems with a mix of commercial-and flight-grade hardware.
INTRODUCTION
The Intelligence and Space Research Division at Los Alamos National Laboratory (LANL) leverages commercial standards in the architectures of our space-based payloads. Using commercial standards allows us to reduce costs and save time through the reuse of intellectual property (IP) already in the marketplace. The Laboratory must extend the commercial standard for the harsh environment of space, but the standard provides a head start in the development effort, especially when a ruggedized standard, such as MicroTCA.3, is available for harsh environments. Not only does the Laboratory enjoy a head start in the design process, but we also are able to tap into the wide ecosystem of test equipment, protocol analyzers, enclosures, backplanes, and peripheral cards available at relatively low cost in the commercial market. While this kind of commercial equipment cannot be used in space, it can be used on the ground to provide the infrastructure to develop and test flight-grade hardware and IP.
MicroTCA [1] was chosen as the standard on which to base our current generation of space hardware due to its support of modern switched fabrics (such as PCI Express, Ethernet, and Serial RapidIO), its size, the availability of low-cost commercial MicroTCA equipment for development environments, and the availability of a ruggedized version of the standard. While others have considered the use of MicroTCA for space [2] , we will present the results of our work to fully ready MicroTCA for space.
MOTIVATION
The commercial standard most recently used at the Laboratory has been CompactPCI (cPCI) [3] . cPCI is another commercial standard with wide acceptance in industry. By following a mature, proven standard for our hardware rather than a custom platform, we had a high level of confidence that all of the components would function as intended and would successfully integrate. As another benefit, our hardware design teams were able to purchase commercial enclosures, processor cards, protocol analyzers, and other support equipment at low cost, allowing us to deploy a common cPCI development environment to each engineer on the project so that hardware, software, and firmware could be developed in parallel.
During development, proven and mature commercial grade stand-ins were used for the enclosures, processor board, backplane, and even some mission-specific target boards. Besides the benefits of cost and availability, this enabled us to identify problems with our hardware and software more quickly since we did not have to investigate all parts of the system but could concentrate on the least mature components, our newly developed hardware and software. As flight-grade hardware evolved, we would seamlessly substitute the flight hardware for the original commercial hardware, providing us an incremental approach for development that again helped us identify problems in our hardware and software by reducing the number of variables that changed at each stage.
This approach of using a commercial standard as the basis for our space flight designs was very successful. Using cPCI for a series of payloads, we were able to see as much as a 50% reduction in payload development time relative to previous generations of hardware based on custom or boutique standards, such as the Advance Space Computer Module (ASCM) bus. As noted above, this was the direct result of several factors: (1) the significant amount of design reuse through standardization, (2) the parallel development possible by having an affordable development infrastructure, (3) the ability to use commercial intellectual property for software and firmware, (4) and the mature commercial test and development infrastructure provided by cPCI.
As successful as the design team was with cPCI, we recognized that cPCI had several limitations for new designs. First, it was a parallel-bus architecture with limited bandwidth when compared to modern high-speed serial architectures. Second, we wanted to reduce the size of the original 6U form factor so that we could fit inside smaller volumes, which also made the new hardware applicable to a larger range of applications, including lower complexity instruments. Additionally, we wanted to move to a networkbased architecture for building payloads, which provided us tremendous benefits in terms of reliability and scalability as well as flexibility in terms of physical placement of hardware and mixes of hardware resources.
TRADE STUDY
To identify a more compact, modern standard with these features, we performed a trade study in 2009. In this section we will review a number of the requirements we included in that study.
High-Speed Serial Switched Fabric
As the industry had moved toward network-based architectures, the Los Alamos design team wanted to adopt these standards in our own designs as a hedge against future obsolescence and for the benefits noted in the previous section. Since our previous architecture was based on parallel-bus technology, we needed to migrate to a modern serial switched fabric to prevent future bandwidth bottlenecks. With more of our signal processing chain shifting from the analog to the digital domain and with increasing digitization rates, we had an ever-increasing need to move digital data at high speed through our instrument systems. For these reasons, an architecture based on highspeed serial protocols was a requirement for our new architecture. A switched fabric was also desired to enable hot or cold sparing of modules without the need for elaborate interface cross-strapping.
SpaceWire
The standard that we migrated to would need to be compatible with SpaceWire. SpaceWire was (and still is) an increasingly common network protocol employed on space instrumentation systems. With the benefits of network-based architectures, we determined that our instruments would use SpaceWire as the main command and control interface and as a common low-speed data network interface to communicate among modules and subsystems. SpaceWire was also a potential interface that our systems would use to communicate with host space vehicles.
Discrete Input and Output
During the study, we determined that the backplane and backplane connectors needed to support custom IO. Our instrument systems commonly receive discrete input signals from host space vehicles that provide timing information, commands that control our power supplies, and other miscellaneous instructions such as to open an external door on our payload. Additionally, our instruments need to be able to provide some amount of discrete telemetry back to the host space vehicle, such as payload temperatures and simple state information. As a result, the architecture needed to be capable of distributing user-defined IO connections over the backplane and backplane connectors in addition to supporting serial networks.
Ruggedization
Our new standard needed to be capable of being used in a mechanically harsh environment. Our shock, vibration, and thermal requirements are mission specific, but usually exceed those specified in NASA's General Environmental Verification Standard [4] .
Commercial Interoperability
The design team was looking for a standard that supported a cost-effective commercial development environment. We needed to be able to leverage backplanes, enclosures, power supplies, processor cards, sensor cards, software, and firmware IP from industry. Low-cost commercial-off-theshelf (COTS) stand-ins for flight-grade hardware were needed so that each hardware and software engineer could afford to have a hardware model of the flight system. A hardware engineer could, for example, develop a flight-grade sensor board and test the prototypical hardware in a commercial enclosure with a commercial backplane and processor card. Similarly, the flight-grade processor developer could test against a commercial sensor card. This would allow parallel development to take place with a high degree of certainty that the hardware and software developed would integrate. Further, with proven commercial hardware for testing and development, we only would have to worry about debugging our hardware and not the entire environment.
Size, Weight, and Power (SWaP)
There is constant pressure from our customers for smaller suites of instruments that weigh less and consume less power than older designs. We sought out a form factor that was smaller than our existing 6U-sized cPCI boards, but that were not so small that typical space grade electronic components would no longer fit. Weight savings is naturally coupled to the size of the boards and higher integration in space-grade integrated circuits allows us to pack more functionality onto a smaller board area. In general, we anticipated a natural improvement in power due to using components that were built with more modern CMOS technologies and to the fact that serial protocols consume less power than parallel bus architectures since fewer conductors are involved.
Figure 1. MicroTCA module laid over 6U cPCI module

Trade Study Results
At the time of the study in 2009 and 2010, there were two significant options to consider, MicroTCA from the PCI Industrial Manufacturers Group (PICMG) and VPX from the VMEbus International Trade Association (VITA). Both were fairly nascent technologies at the time and showed a large amount of promise. Both provided support for high-speed serial fabrics, were compatible with SpaceWire, could support custom IO, had a path to ruggedization, and commercial offerings.
After some deliberation and looking at the paths for the two standards, we decided to go with MicroTCA for several reasons. First, MicroTCA's AMC board form factor provided some options that allowed a nice balance between the 3U and 6U board sizes of cPCI and VPX. 3U boards were too small for the amount of circuitry we wanted per board and 6U boards were larger than we could use for some of our instruments. Second, MicroTCA and AMC products were more of a commodity and had a larger number of vendors and more open ecosystem with less vendor lock-in. Third, MicroTCA equipment was more affordable. Fourth, the connector technology for MicroTCA was less exotic, though a truly hardened connector solution was still being developed for both standards. Fifth, there was a significant amount of turmoil over VPX standards among vendors, which eventually was settled with OpenVPX.
With that said, VPX certainly had a few advantages itself, though, they were not drivers for our designs. VPX connectors could handle many more signals than AMC connectors. VPX had voltage rails (5-V and 3.3-V) that were more common for space point-of-load converters. VPX provided more board area for applications that require it. Additionally, the hardening of VPX was maturing more quickly than it was for MicroTCA.
Looking at the same trade-offs in 2016, the differences have not changed significantly. The biggest difference is the development and ratification of SpaceVPX [5] , but it does not address some of our needs any better than VPX. In saying that, SpaceVPX does provide a well-engineered solution for reliable space systems and is receiving a lot of support and attention by hardware vendors for the space electronics industry. In a few years the amount of hardware available in that form factor will be significant. Today, the number of products available for SpaceVPX is very small.
INTRODUCTION TO MICROTCA
This section introduces MicroTCA and some of its main features. We will also describe the ways the base specifications meet the requirements set out in our trade study. The following section will discuss things that LANL has done to extend MicroTCA for use in space systems.
MicroTCA.0
MicroTCA stands for the Micro Telecommunications Computing Architecture and is a complementary standard to the Advanced Telecommunications Computing Architecture (AdvancedTCA or ATCA). The PCI Industrial Manufacturers Group (PICMG) is the standards organization that wrote the ATCA family of standards as well as the original CompactPCI standard that the Laboratory has used in the past. ATCA cards are even larger than the 6U cPCI cards we originally used, but ATCA cards are often set up as carriers for mezzanine cards. These mezzanine cards are standardized by PICMG as Advanced Mezzanine Cards (AMC.0) and these cards can be about 30% smaller than our legacy 6U cPCI cards. The ATCA set of standards has evolved to the point where AMC cards can now be used on their own, without their carriers, in a standardized way under MicroTCA.0. The MicroTCA standard is a formalized way of creating a system of only AMC cards, using a MicroTCA backplane for interconnect between the cards.
More complex ATCA functions-such as the fabric switch, clock distribution, and intelligent platform management-are concentrated in a special AMC form-factor card called the MicroTCA Carrier Hub (MCH). The MCH replaces the entire infrastructure that the ATCA system and its carriers would have provided to the AMCs. Some MCH cards can function as AMCs if inserted into AMC slots.
Typical commercial MicroTCA systems are composed of cooling units, power modules, MCHs, and general AMCs, each with their own designated slots. MicroTCA power modules provide the +12-V and +3.3-V power needed by the AMC, MCH, and other cards in the system. AMCs can provide a range of functions, including microprocessors, field programmable gate arrays (FPGAs), GPUs, storage, network interfaces, or other peripherals. As noted above, the MCH is needed to provide the fabric switching function and system management. MicroTCA.0 also supports the use of two MCHs in a system to provide switching and management redundancy.
MicroTCA.3
In 2011, PICMG published a hardened, conduction-cooled version of the MicroTCA.0 standard called MicroTCA.3 [6] . The intended application for this standard is for telecommunications equipment that must be mounted outdoors or used in military, aviation, or marine environments. This standard, however, specifically supports the use of conduction cooling without moving parts or air flow.
Since conduction cooling is needed for space applications, we were able to use the MicroTCA.3 standard as a starting point.
Board and backplane connectors that are capable of meeting the shock and vibration levels seen in space applications are hard to come by. The MicroTCA.3 specification specifically addresses mechanically hardened connectors that are interoperable with standard MicroTCA connectors. Having access to connector sets that meet launch-and space-level qualification levels and are still mechanically compatible with COTS equipment greatly increases the utility of COTS equipment for development and testing and is a significant improvement over cPCI and other backplane technologies for space, which often require some form of adapter to connect to COTS equipment. Specifically, this enables the insertion of flight, flight-like, qualification unit, and engineering unit modules into commercial chassis and commercial cards into flight chassis-a valuable capability for development and testing.
Network
Like many modern technologies, MicroTCA uses a switched fabric backplane. Several standard topologies are offered in the marketplace including star, mesh, and combinations of the two. MicroTCA is somewhat agnostic to the particular protocol that runs over the backplane. We have a choice of Ethernet, PCI Express, and Serial RapidIO. When working with COTS AMC cards, it is up to the system configurator to insure interoperability. Commercial MCHs use the electronic keying (E-keying) capability of MicroTCA to enable only those interfaces on an AMC that are compatible with the system and other AMCs in the system, preventing AMCs supporting incompatible protocols from interacting [7] . By convention, all cards are compatible with 100BASE-BX on a known connector location. Additional links called "Fat Pipes" can then have user chosen protocols.
Intelligent Platform Management
The MicroTCA carrier hub (MCH) typically implements the management controller (MCMC) used for the Intelligent Platform Management Interface (IPMI) [8] . IPMI interfaces are implemented in a star configuration from the MCH to each AMC card in the system. There are also IPMI interfaces to the power modules and other system devices. IPMI provides the MCH with a method of communicating with AMC modules in the system at a hardware level and even when they are nominally powered-off. MicroTCA provides a 3.3-V management power rail to AMC cards so that the MCH can read FRU (field replaceable unit) data such as the AMC's vendor ID, model, power consumption and network interfaces. If the MicroTCA system has sufficient power, the MCH will then make a request to the power module to enable power to that AMC slot and enable and configure the network interfaces. The MCH reads sensor data, such as temperature and other state of health information, via IPMI to ensure that the AMCs and system are operating safely and reliably. For our systems, we leverage the JTAG capability to program SRAM FPGA devices on AMC cards and to perform error detection and error correction for errors in the FPGAs' programming data due to single-event upsets-a process referred to as "configuration bitstream scrubbing".
MicroTCA Form Factors
MicroTCA systems come in a variety of shapes and sizes depending on the variety of standard AdvancedMC sizes they support. While "single-wide" AMCs are the most common width, we have chosen to use "double-wide" AMCs, which are approximately 7 x 6 inches in size, to provide us with enough board area to support several space-grade devices on each board. Double-wide AMCs are big enough to support a full single-board computer or an FPGA processing board with associated memories and multiple channels of analogto-digital conversion using space-grade components. MicroTCA and AMC permit several card pitches as well. For our applications we have selected the "mid-size" pitch, which corresponds to a pitch of 0.8 inches and provides enough space between cards to support large space-grade components.
A wide, mid-size AMC that we adopted is shown in Figure 1 along with a standard 6U Eurocard as used for cPCI or VPX.
The AMC is about 66% of the size of the 6U card.
MICROTCA ADAPTED FOR SPACE APPLICATIONS
While the design team was able to use most of the capability of MicroTCA, there were some issues that were specific to space-flight applications where we had to either extend the standard or, in some cases, adapt it. This section describes these extensions and adaptations.
Network
The high-speed serial fabric that MicroTCA supports lends itself to our requirement for a networked architecture that is able to switch in hot or cold spares in flight. Not only does the architecture natively support high-speed serial protocols to ship data from a sensor board to a processor board, but we have the flexibility to map SpaceWire onto the fabric. Since SpaceWire is based on LVDS and MicroTCA is designed to be compatible with LVDS and Current Mode Logic (CML) signals, the same MicroTCA serial differential pairs used to transmit and receive data with more common protocols can The addition of the SpaceWire protocol allows us to connect to other instrument suites on the satellite that require SpaceWire. Our backplane acts as a transition module to connectorize the SpaceWire at the outside of the payload enclosure.
The minimum set of connections for an AMC card is shown graphically in Figure 2 . Optional links that conform to the standard are shown on the right side of the figure and our SpaceWire extensions are shown in blue on the lower right. We mapped the SpaceWire lanes into the AMC Extended Options Region of the AMC connector, which was intended for application-specific IO and adding additional network communication links beyond what the standard defines.
Our backplane, as adapted for flight applications, is shown in Figure 3 . The standard backplane supports low-speed communication over the IPMI interface, and high-speed serial communication over Ethernet, cPCI, or Serial RapidIO. The SpaceWire extensions to the standard backplane are shown in blue in the figure. As with standard MicroTCA, the MCH provides the SpaceWire router for the system. 
Prototyping Environment
Our short design cycles mean that system development must be done in parallel, with multiple hardware, software, and firmware engineers working at the same time on the same system. Finite funding resources means that we must find a low cost way for each engineer to work with a prototype that models the rest of the system. COTS enclosures for the AMCs used in MicroTCA exist and they are indeed low cost at about $5K. But the engineering team was able to drive costs down even further by designing our own very-low-cost enclosure. The enclosure, shown in Figure 4 above, includes the hardware infrastructure for power supplies, network connectors, and physical layer support such as the magnetics for Ethernet and MIL-STD-1553B. It has LVDS transceivers that can be used with SpaceWire and it also has an SFP adaptor that supports a variety of physical layer modules compatible with Ethernet, PCI Express, Serial Rapid IO, and similar protocols. The printed circuit board in the enclosure has a Spartan 6 FPGA that is programmed by the design team to mimic the signal environment that would be seen by the MCH or AMC card under development. For example, a SpaceWire router can be programmed into the Spartan 6 in the enclosure so that the AMC card under development sees the router as though it were implemented elsewhere in a larger system. The Spartan 6 can emulate space vehicle generated signals, such as timing signals, so that the hardware, software, and firmware under development can be thoroughly tested. A LANL-designed sensor card prototype is shown in Figure 5 , sliding into a single-slot AMC enclosure.
Figure 5. Single-slot AMC Test Fixture
Connectors
The AMC connectors used in COTS MicroTCA systems are the card-edge type where the copper on the outermost layers of the printed circuit board are etched to form the actual contacts. This works well in low-cost commercial systems, but these kinds of connectors do not perform well in mechanically harsh environments where they must be shock and vibration tolerant. The ruggedized MicroTCA.3 specification uses a mechanically compatible connector component, as shown on the AMC module in Figure 5 . The connector is designed for high vibration and shock environments.
The design team built a model flight enclosure with a backplane and set of AMC boards for the purpose of testing the connector sets in a vibration environment. The test showed that the connectors would operate at 22 g rms out to 1 kHz.
Figure 6. Lower Half of Conduction-cooled Clamshell
Conduction Cooling
Conduction cooling of our AMC modules is achieved by leveraging the mechanical clamshell concept from the MicroTCA.3 standard. In the standard, a clamshell cover is used that makes physical contact with the top of heat producing ICs. This means that the clamshell must be custom manufactured for mating with a particular printed circuit board. Our mechanical design team modified the standard MicroTCA.3 clamshell design so that the lid of the clamshell is a separate mechanical piece and can be removed for access to the top side of the board. The inside of the conduction cooled clamshell, with its' IC contact points visible, is shown in Figure 6 .
Mechanical Improvements
Our space-based adaptation uses wedge locks as in MicroTCA.3, but we optimized the thickness of the 6061-T6 aluminum used for the clamshell to reduce weight while still providing effective cooling and ruggedness. Our mechanical designs meet or exceed shock, vibration, and thermal requirements seen in our launch environments [9] .
LESSONS LEARNED
One of the lessons learned from our effort was that MicroTCA and VPX share many things in common, making the transition from standard to the other fairly straightforward. Both standards support the same CMLbased high-speed serial interfaces, such as Serial RapidIO, PCI Express, and Ethernet. The implementation of IPMI interfaces over I 2 C buses are also very similar. Many key parts of VPX and MicroTCA are compatible at the protocol level, even though they are not mechanically interchangeable. Given our designs and implementation experience with MicroTCA, we expect the intellectual property and know how to be easily transferable to the VPX world. Should we need to migrate to larger form factor boards, we can do so with mostly a mechanical design effort.
MicroTCA is designed specifically for high-speed serial connections. As such, it has only 170 pins on each connector. This is more than adequate for situations where all of the data in a system flows serially in multi-gigabit links. The design team used the same 170-pin connector in Zone 3, where a custom connector is permitted by the MicroTCA specification. We did this in order to reduce the cost and schedule risk of qualification testing two different kinds of connectors. Space-based instrument payloads often have large quantities of "discrete" signals. These signals are usually single-ended or differential digital signals that perform a single, discrete function, such as sending a reset pulse or choosing a primary or redundant power supply. We initially thought that some of the less critical discrete signals on our instrument could be sent over one of the serial busses and that would reduce the demand for individual pins on connectors. Due to concerns about latency, reliability, complexity, and compatibility with older technologies, it was not possible, however, to remove as many of these signals as we had hoped and the design team ended up pin constrained in some cases.
MicroTCA distributes power on a 12-V main power rail. Individual AMCs are expected to use point-of-load (POL) voltage converters to generate the typical 3.3-V, 2.5-V, 1.2-V and lower voltages required for IO and core supplies on local ICs. The design team discovered that there are limited options in the space-grade parts market for radiation hardened POLs that can accept inputs as high as 12 V and still supply high-current, low-voltage outputs-though, some options do exist. In some cases we had to produce intermediate power rails and use two POLs to step down. We lost conversion efficiency doing this. It might have been more efficient to distribute a 3.3-V main rail, but this would not have been compatible with the commercial standard.
MicroTCA uses an IPMI interface to query AMCs for board information and state-of-health information and perform simple control. A 3.3-V, low-current power rail is provided to power a microcontroller on the AMC that can support this interface.
Commercial-grade AMCs utilize highly integrated, low-power microcontrollers with built-in I 2 C master and slave cores to implement IPMI. The design team was not able to identify a radiation hardened microcontroller to perform this function. We are actively pursuing some good candidate microcontrollers from the automotive industry for this purpose, and continued testing is underway. Some radiation-hardened options may also be available soon based on our interactions with vendors. Current designs use radiation-tolerant microcontrollers, which are not ideal. Considering the lack of radiation-hardened microcontrollers and since hot-swapping of flight MicroTCA modules is not required, our current power system designs only supply an unmanaged, main 12-V to the MCH and AMC modules, contrary to the standard but similar to some simple commercial MicroTCA systems used for instrumentation, development, and testing. The microcontrollers on our flight AMC modules can be powered from either the 12-V or 3.3-V power rails, providing compatibility with commercial MicroTCA systems but enabling their use in our flight systems.
Size and weight have been reduced as we migrated our legacy designs from the 6U size to double-wide MicroTCA. Advances in capability and integration in space-grade FPGAs, processors, memories, and other components helped make this possible. Although size and weight decreased for our current design, our power consumption did increase, but the power increase is not related to MicroTCA, however, as serial protocols tend to use less power than parallel buses and the new components are more efficient. Power consumption increased as a result of increased computation capability of our most recent instrument suite.
CONCLUSION
The Los Alamos team has designed and is currently building a space-based instrument payload based on the MicroTCA standard. We are able to leverage commodity test and development infrastructure in our design flow. The native network architecture supports the high-speed serial protocols we need to move data between modules and the flexibility of MicroTCA allows us to map SpaceWire onto the standard for intra-and inter-box communication. The Los Alamos team believes that MicroTCA is a viable architecture to use in space applications. In fact, it allows a system integrator to construct a truly ruggedized and mechanically hardened system in a smaller volume than typical 6U systems.
